Metal-insulator-semiconductor structures, comprised of silicon quantum dot films grown by plasma-enhanced chemical vapor deposition, were fabricated on Si wafers. The devices showed a negative differential resistance, as a result of the resonant tunneling and the very high peak-to-valley current ratios of 2240 under illumination and 390 in the dark at room temperature, which are much higher than the corresponding values of other Si tunneling devices. The peak voltage was reduced down to 1.9 V by increasing the doping concentration of the wafer and reducing the device area. 4,5 Nanoelectronics using Si QDs is also a promising topic. A resonant tunneling diode ͑RTD͒ is a representative example. RTDs are excellent candidates for use as nanodevices in digital circuits because of high switching speed, low power consumption, and reduced complexity in implementing a given function. A number of attempts to produce RTDs in a Si system with good current-voltage characteristics at room temperature have not, however, been encouraging. The special operating condition needed, such as a cryogenic system, restricts commercial applications of Si RTDs. Several reports have showed the tunneling properties in Si QD structures and the promising results of Si QD RTD. [6] [7] [8] [9] [10] In this letter, metal-insulator-semiconductor ͑MIS͒ structures comprised of Si QD films were fabricated and the negative differential resistance by carrier tunneling was characterized. A room-temperature peak-to-valley current ratio ͑PVCR͒ as high as 2200 and the on/off large voltage difference ͑i.e., the voltage difference between the maximum current and the minimum current͒ were observed, which make the device control easy to switch on and off. Si QD films were grown on ͑100͒ Si wafers with various doping concentrations at 300°C in the presence of 5% silane ͓10 SCCM͔ ͑SCCM denotes cubic centimeter per minute at STP͒ diluted with nitrogen and additional nitrogen ͑500 SCCM͒ gases by conventional plasma-enhanced chemical vapor deposition.
Metal-insulator-semiconductor structures, comprised of silicon quantum dot films grown by plasma-enhanced chemical vapor deposition, were fabricated on Si wafers. The devices showed a negative differential resistance, as a result of the resonant tunneling and the very high peak-to-valley current ratios of 2240 under illumination and 390 in the dark at room temperature, which are much higher than the corresponding values of other Si tunneling devices. The peak voltage was reduced down to 1.9 V by increasing the doping concentration of the wafer and reducing the device area. Through innovations in chemical and material sciences, Si quantum dots ͑QDs͒ have led to a bright future in Si photonics for optical interconnections. The Si QD is one of the most interesting research areas in recent years because of its efficient light emission and quantum confinement effects.
1-3 Therefore, studies in the chemistry, materials science, physics, and optical device development have been reported. 4, 5 Nanoelectronics using Si QDs is also a promising topic. A resonant tunneling diode ͑RTD͒ is a representative example. RTDs are excellent candidates for use as nanodevices in digital circuits because of high switching speed, low power consumption, and reduced complexity in implementing a given function. A number of attempts to produce RTDs in a Si system with good current-voltage characteristics at room temperature have not, however, been encouraging. The special operating condition needed, such as a cryogenic system, restricts commercial applications of Si RTDs. Several reports have showed the tunneling properties in Si QD structures and the promising results of Si QD RTD. [6] [7] [8] [9] [10] In this letter, metal-insulator-semiconductor ͑MIS͒ structures comprised of Si QD films were fabricated and the negative differential resistance by carrier tunneling was characterized. A room-temperature peak-to-valley current ratio ͑PVCR͒ as high as 2200 and the on/off large voltage difference ͑i.e., the voltage difference between the maximum current and the minimum current͒ were observed, which make the device control easy to switch on and off. Si QD films were grown on ͑100͒ Si wafers with various doping concentrations at 300°C in the presence of 5% silane ͓10 SCCM͔ ͑SCCM denotes cubic centimeter per minute at STP͒ diluted with nitrogen and additional nitrogen ͑500 SCCM͒ gases by conventional plasma-enhanced chemical vapor deposition. 11 Si QDs are embedded in a silicon nitride film. The total pressure and the plasma power were fixed at 0.5 torr and 6 W, respectively. The contact electrodes using nickel metal were formed on the silicon nitride film and the backside of the Si wafer. The size of the top metal contact was 5 ϫ 5 mm 2 . A Si QD in silicon nitride film serves as the insulating layer in the MIS structure. The thicknesses of the Si QD film and the top nickel metal are about 50 and 60 nm, respectively. A normal silicon nitride film was also fabricated, and its characteristics compared with those of Si QD film. A normal silicon nitride film is defined as the film that does not contain Si QDs. The current-voltage characteristics of the device were measured in a dark condition using HP 4155A, a semiconductor parameter analyzer. A transmission electron microscopic study clearly showed that the Si QDs are well organized in the silicon nitride film and the average size is about 1.9 nm.
12 Dot size could be controlled with a high reproducibility in excess of 95%.
A simple schematic band diagram of a Si QD MIS device is shown in Fig. 1 . In reality, QDs are randomly distributed in a film and, as a result, many QDs are involved in one current path and there are many paths in one device, which result in the asymmetric barrier widths between quantum dots and a broad current-voltage peak curve. However, a multiple QD structure is desirable for a high PVCR ͑Refs. and 13͒ and a large difference of on/off voltage. Even in multiple QD structure, we can consider that QDs are connected in series in one current path. Figure 1 shows three QDs with asymmetric barriers, which demonstrates their complex structure. The barrier width appears to be thicker on the wafer side of the Si QD than on the top nickel metal side in the samples because a few nanometer thick silicon nitride film without Si QDs was grown during the initial QD growth process. The carrier tunneling from the Si wafer through Si QDs occurs towards the top Ni metal. When the carrier state of a Si wafer ͑conduction band or valence band edge͒ is resonant to the bound state in the quantum dot, the number of tunneling carriers reaches a maximum, resulting in a maximum current peak in the current-voltage curve. Only a few carriers are able to tunnel into the quantum dot thereafter and the current drastically decreases with increasing bias voltage. Therefore, the current behavior shows a negative resistance.
For a n-type Si wafer ͑0.1-1 ⍀ cm͒, the maximum peak current occurs at 7.2 V, as shown in Fig. 2͑b͒ . However, a small current flow through a normal silicon nitride film in which a negative differential resistance is not observed can be detected, as shown in Fig. 2͑a͒ . Therefore, it can be concluded that the negative resistance is associated with the Si QD. In the case of a n-type Si wafer, the conduction band edge of the Si wafer would rise up under a forward bias. Therefore, electron tunneling occurs. Although a theoretical investigation of resonant tunneling through multiple QDs shows the sharper peak current than other RTD structures, 13 our results show that the peak current is broad over a wide range of voltage. This is due to fluctuations in the size of the dots in the multiple dot states that cause a small shift in the bound state level of the dots. Nevertheless, the peak-tovalley current ratio of 76 is much larger than the previously reported value of 4 for a Si system.
14 Hole resonant tunneling can also occur, which could be observed in a reverse bias at −5.5 V, as shown in the inset of Fig. 2͑b͒ . Hole tunneling current is observed to be much smaller than electron one due to the small mobility of hole.
When a p-type Si wafer ͑1-10 ⍀ cm͒ was used, the current peak was observed at 9.7 V in a forward bias, as shown in Fig. 3 ͑black line͒. In this case, the valence band edge goes down and hole tunneling occurs. Electron tunneling was clearly observed at −7.7 V for a reverse bias. The negative resistance could also be due to transient current from the charging effect, 15 in which charged QDs screen the applied field, preventing a current flow, resulting in a current dip ͑negative resistance͒. This is similar to the negative resistance from resonant tunneling. In the case of a charging effect, the same carriers as those charged in QDs, however, do not flow through the QDs and, as a result, the current dips more sharply when the carriers are charged in QDs. To further investigate the origin of the negative resistance in our samples, we charged Si QDs by generating carriers with a tungsten-halogen lamp ͑20 W͒ and measured the photocurrent characteristics. This is shown as a red line in Fig. 3 . Si QDs in silicon nitride films are charged with electrons because of nitrogen dangling bonds at the dot surface. 16 Therefore, if the negative resistance is related to the charging effect in our samples, the current dip must be sharper than the dark case and the PVCR must increas in a reverse bias under illumination because the electron charging prevents electron tunneling. However, the result appears to be the opposite. Therefore, the negative resistance in our samples is related to resonant tunneling. The absence of a current peak in the   FIG. 2 . Current-voltage characteristics of ͑a͒ a normal silicon nitride film and ͑b͒ a Si QD MIS device. Both films were grown on a n-type Si wafer ͑0.1-1 ⍀ cm͒. Negative resistance by electron tunneling is observed only in the Si QD MIS device, in which the PVCR is about 76 at 7.2 V at room temperature. FIG. 3 . ͑Color online͒ Current-voltage characteristics of a Si QD MIS device grown on a p-type Si wafer ͑1-10 ⍀ cm͒. The PVCR is about 22240 at 9.7 V under conditions of illumination with a 20 W lamp at room temperature. In a reverse bias, the negative resistance disappeared when illuminated due to the field screening effect from electron charging in the Si QDs.
photocurrent curve in a reverse bias is, on the contrary, the result of the charging effect; the charging of photogenerated electrons screens the applied bias and prevents resonant tunneling. In a forward bias, the PVCR is increased up to 2240 because of the production of photoinduced hole carriers, which results in the best value for the whole RTD system. However, the peak voltage at which the maximum current peak is observed is typically large. To overcome this problem, we used a highly doped Si wafer and reduced the device size by 1 / 25. The high doping in the wafer reduces the depletion width in the wafer and the resulting voltage drop in the depletion region is small. 17 In addition, the small device area causes the peak current to be shifted to a lower voltage due to the reduction in series resistance. 18 Therefore, the peak voltage was shifted to the low bias voltage side as a result of these two factors. Figure 4 shows the currentvoltage characteristics of a Si QD MIS device fabricated on a highly doped p-type Si wafer ͑0.01-0.1 ⍀ cm͒. As expected, the current peak shifted downwards 1.9 V, and the PVCR is about 250. The peak current is also increased about one order of magnitude, compared with the sample on a low doped wafer shown in Fig. 3 . A hole tunneling device has the advantage of fabricating a simpler logic for the given function than electron one. The high PVCR and low peak voltage also provide the potential for the system to act as a solid-state switch, but there is room to improve performance even more.
In summary, the results effectively demonstrate the preparation of a Si-based tunneling device using Si QD films at room temperature, with a peak-to-valley current ratio of 2240 under the illumination condition. Such functional electronic devices satisfy the required factors needed for miniaturization, multiplicity, and low manufacturing cost in silicon ultra-large-scale integration technology in the future. 
